We have shown, how a schedulability analysis, including a codesign approach for periodic tasks, can be extended for the analysis of sporadic tasks and dependencies between tasks, what often occurs in SDL/MSC specified systems. To allow this we extended the classical task model with starting points for each task. To calculate the response times of sporadic tasks we consider instances of tasks. The using of task instances has the disadvantage that the analysis needs more computation time than the classical approach with periodic tasks. Because the algorithm allows to calculate worst-case response times of tasks which are running on heterogeneous architectures, and the task interaction for different use-case-scenarios can be specified by MSCs, the described algorithm is potentially a powerful evaluation algorithm for a system synthesis tool for SDL/MSC specified systems. Vol. 28, No. 6, 1995. programmable on the BMC. The SLI will be supported by an independent task in our task model (see table 1 ).
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The DLC and the MAC layers are implementing the higher part of layer 2 of the OSI protocol stack. The lower part of layer two is realized by the BMC controller and the layer one is implemented by the radio module of the portable part.
Performance Analysis of the Mobile Part
All software-tasks of the system are running on a 8051 microcontroller (note that in this case I(τ, τ') = C(τ')). If the telephone receives data, the task RV (Receive) which runs on the BMC writes the data to the registers of the BMC. Then the burst-mode logic interrupts the microcontroller. In dependence from the logical channel, the controller starts an interrupt service routine (ISR). The ISR has an interference I(RV, ISR) = 0.1 with the hardware task, because both tasks are using the registers of the BMC. The ISR copies the data from the registers of the ASIC to the microcontroller's memory. In table 1 it is shown how the algorithm analyzes the receipt of a network layer (NWK) message. First the ISR calls six times the MAC and the DLC. After the DLC received six fragments of the NWK layer message, the DLC calls the NWK layer. In table 1 we show the analysis results after the receiving of the sixth messages. The communication between the tasks is marked by a backslash at the starting point. This means that a task is triggered by another task, e.g. ISR1.1 → MAC1.1 → DLC1.1 → NWK1.1. Each number which has a factor (x, c or d) must be multiplied with 0,1,2,3...; if the factor is x, 3,5,7; if the factor is c and 4,6,8,...; if the factor is d. With the factors we describe the different intervals a task has to start within. Additionally to these full synchronous tasks we add an asynchronous interrupt by the user. The ISR4 routine reads the input key, e.g. the pressing of the key talk by the user, and sends the data to the task APP (application). Then the application starts a call-setup controlled by the network layer (NWK4). The NWK layer sends a new message via the DLC and MAC layer to the fixed part of the DECT system. The sending of this message overlaps with the receiving of other messages.This example shows how the mrs of tasks will change if we consider sporadic tasks additionally to the periodic approach troller. The microcontroller is connected via the system bus with a memory and a burst mode controller (BMC). The BMC implements the TDMA framing, the radio channel selection, the CRC calculation, and the multiplexing between control and speech data direct by hardware. The speech is coded by an adaptive puls code modulation (ADPCM) codec. The codec is connected directly to the BMC because the two devices exchange a high rate of ADPCM bit streams.
To describe the analysis model for the schedulability analysis, we need a closer look to the software architecture of the mobile part. All software processes are running on a small run time support system (RTSS) which supports routines for process management, priority ordered scheduling, signal handling and interrupt service routines for software-hardware communication.
The application software, the DECT protocol, and the user interface are implemented in four processes which are under the control of the run time system:
• APP: The application process. This process implements the user interface, reads the input from the keyboard of the telephone and writes data to the display. The application process can communicate directly with the underlaying hardware. If a keyboard interrupt occurs a interrupt service routine (ISR) will be called by the hardware. The ISR copies the input from the hardware registers and then sends a signal to the application process which includes the reeded data.
• NWK: The network layer process implements the OSI layer 3. In this layer different services are supported: the protocol control for connection and connectionless services and the protocol procedures for the authentification of a mobile part by a fixed part.
• DLC: The data link control, which implements a HDLC protocol.
• MAC: The medium access control to manage the radio link, to choose automatically the radio frequency, and to support DECT handover procedures. The communication between the process and the hardware is equivalent to the procedure described above: the BMC interrupts the microcontroller which starts an interrupt service routine which sends the received data to the MAC process. To provide additionally services a slot interrupt (SLI) is 
which includes all task with overlapping times is defined. The ending points of the tasks in this set will be set to the worst-case ending time e last . Using this new sets we can calculate the last cycle similar to the algorithm described above. If in all cycles no violation of a deadline has been found, the system holds its deadlines.
Example

DECT System Architecture
In order to demonstrate how the algorithm works, we consider a cordless DECT telephone (Digital Enhanced Cordless Telephone). The DECT protocol specification [5] describes the levels one, two and three of the OSI reference model for wireless speech and data services and supports high traffic loads. It is designed to provide large cordless PBX installations or wireless LANs and is also available for domestic consumers. An example for a large DECT installation which supports speech and data services is shown in fig. 7 . The radio fixed parts (base stations) of the system are connected to a private branch exchange (PBX) via a standard telephone interface (analogue or digital). The portable parts, mobile phones or laptops with a DECT interface are communicating via the air interface with the telephone system. DECT supports seamless handover to change the radio fixed part being connected to a portable part, or the radio channel, if the quality of a connection is bad. This may occur when the user leaves the area of the current radio fixed part or the radio channel will be interfered by other radio signals. To support high traffic loads, the air interface is realized with time division multiplex access (TDMA) where each 10 ms frame is subdivided into 24 time slots. Using 12 time slots for the uplink and 12 time slots for the downlink, DECT supports 120 logical channels on 10 radio frequencies.
Hardware and Software Architecture of the Mobile Part
In our example we consider a small DECT mobile part for speech services. The hardware architecture of the cordless telephone is shown in fig. 8 . The system is based on a 8051 microcon-
PBX portable parts radio fixed parts air interface With these equations, an algorithm for the schedulability analysis of independent and dependent periodic and sporadic tasks can be formulated. First, the task with the highest priority and the earliest starting point is chosen from set
Set B a contains all tasks with a starting point. Then the worst-case response time of task n τ is calculated. The starting points of all tasks n τ' ∈N( n τ) which are triggered by n τ are calculated by s( n τ') = e( n τ). All tasks with starting points calculated by the equation above are now elements of the set B a and we can calculate the worst-case execution time of these tasks. Because in equation (11) the value t is used to determine the number of interrupts of a task, S( n τ) can be calculate with equation (5). After calculating the worst-case response time of an instance n τ, n τ is eliminated from the set B a and moved to the set B e , which contains all tasks with calculated ending points. If we analyze only periodic tasks, we can calculate the worst-case response times of all tasks only in one interval when we assume worst-case start conditions, because all following intervals have at least the same timing behavior as the calculated interval. If we add sporadic tasks to the model, this assumption will not be true anymore. In this case we have to calculate all intervals with sporadic tasks, or in other words, we calculate the response times of all task instances until no sporadic tasks will be triggered. Let the least common multiplier (lcm) of all periods be then the system is first analyzed until the absolute time thus all sporadic tasks are in the interval:
Where n 0 ∈ |N is the least smallest natural number that satisfies the unequation. Since from T must on no sporadic tasks are in the system, the behavior is repeated every T c time units. These cycles with period T c may differ from each other because tasks have to continue their worstcase execution from earlier cycles. To avoid the consideration of multiple cycles only one cycle is analyzed with worst-case start conditions. This is an improvement to our approach described in [14] . Tasks that are started or triggered from a task comming from the previous cycle may maximally run until e last . To calculate the maximal overlapping time to the next cycle, we must n τ do use the same resources, and if they do not. The earliest point of pre-emption of the instance n τ by another instance k τ' after n τ has started, is given by δ:
Using the number of interrupts that may occur from k τ' within the first t time units after n τ has started:
we can estimate the worst-case response time of an instance n τ which is maximally interrupted
boolean test_schedulability(B) begin B e := ∅; B a := ; Β s := ; T c := lcm(T i ); T must := n 0 T c ; sporadic = true; do while (sporadic) begin // calculate all cycles until no more sporadic tasks
if (s( with Pre( n τ) = succ*(root( n τ))\succ*( n τ). Furthermore the predicate ↓ is introduced to indicate that a value is defined for a task, e.g. s( 0 τ) ↓ is true for all periodical and sporadic tasks. The opposite of ↓ is ↑. The fig. 3 basically represents the task model of the PMSC shown in fig. 1 . In comparison to fig. 1 , task τ 5 is added. In this model communication can be modeled by communication tasks, which are a special form of triggered tasks, where the computation time depends on the systems topology and the mapping of normal tasks. It is out of the scope of this paper to add communication tasks to the model.
Analysis of the Extended Task Model
The analysis considers all occurrences of tasks in the correct timely order. If more instances start at the same absolute time, the one with the highest priority is considered first. For the task an upper bound for its execution time is calculated with a similar metric as in section 3.2. We first introduce two different sets of instances:
, . The set
contains all instances, with a higher priority as n τ that have a starting point prior to n τ and have an estimated later ending point than the best starting point of n τ. The second set contains all instances with a higher priority then n τ that may start while n τ is active, thus the instance k τ has a worst-case starting point later then n τ or is a triggered instance with an unknown starting point and predecessors that allow the instance k τ to start while n τ is active:
For instances k τ' in the upper bound of the interference is given by the interference of τ and τ' and the maximal overlapping of the two instances Both sets are shown in fig. 4 , where is valid, if the best-case interference of k τ 5 and Figure 4 : Definition of the sets ,
Extended Task Model
Since the analysis has to consider all occurrences of a task, we distinguish the set of all task instances n τ ∈ Β inst and the set of task definitions τ ∈ Β task . Both sets are the disjunct union of sets, that result from three different types of tasks:
• Periodic Tasks ( ) with a period T and a defined starting point s( 0 ), when the first instance of starts. With this we can calculate the starting point of each instance of by: s( ) = s( ) + nT with n ∈ |N 0 . The set of periodic tasks is and the set of instances of this tasks is ( , ). The following sets are defined similar.
• Triggered Tasks ( ): tasks which are triggered by other tasks ( , ).
• Sporadic Tasks ( ), which have only one defined starting point s( 0 ), but no period ( , ).
All tasks are equipped by a best-case execution time and and a best-case starting time s best and an ending time e(τ) = s(τ) + R(τ) and an latest ending time e last :
The ending time e last is used to calculate the worst-case response time of an instance during the last cycle of the analysis (see section 4.2). Analogous to the interference I, a lower bound I best can be computed. Additionally for each task a set N, which contains all tasks triggered by τ, is defined. From N a successor relation can be derived: succ( n τ, n τ') :⇔ τ' ∈N(τ). In the approach described in this paper we do not consider multiple predecessors of a task, thus we require:
To have a consistent specification it is required that the transitive clousure succ + of the relation succ is acyclic. With succ* we denote the reflexive-transitive clousure of succ and succ* ( n τ) = { n τ' | succ*( n τ, n τ')} (see fig. 3 ). For each instance a root instance is given by: 
and C Μ' (τ) is the time when τ is using the particular combination of the resources M'. For example, if the tasks τ and τ' are running on the same processor, the interference I(τ, τ') = C(τ') is a special case of equation (3). Using the interference for all tasks with a higher priority as τ during a time interval t, the worst-case response time can be calculated by:
The calculation of the response time of a task R(τ) is calculated as in equation (1). For the calculation of the priority order of the tasks on a heterogeneous architecture, the minimal required speedup (mrs) for a task τ is defined in [1] . The mrs S(τ) of a task τ describes how much faster the system has to execute such that τ has the longest response time under the assumption that it holds its deadline. Given an initial priority order for all tasks we can calculate for every task the mrs S(τ):
The optimal system has the property that max {S(τ) | τ ∈ B} is minimal. As shown in [1] this metric can be also used to calculate the hardware/software partitioning of the system.
Extensions to Schedulability Analysis
The technique discussed in section 3.2, can only use periodic and independent tasks with different priorities to analyze the priority order of a given set B. For the analysis of PMSC specifications an analysis technique is introduced that supports absolute starting times of task instances and dependencies of tasks.
Note that the analysis of the execution path that results when only the worst-case computation times of all tasks are considered, is not sufficient for heterogeneous systems. Consider fig. 2 as an example: We have no interference between task τ 1 and task τ 3 . So, if we use the worst-case execution time of task τ 1 , the dependent task τ 2 does not interfere with task τ 3 . As you can see in fig. 2 a larger response time can result when the best-case computation time is considered for τ 1 instead of its worst-case computation time. Because of this phenomenon we will have to consider best-case execution times of tasks, if they trigger dependent tasks. This penomenon is called Richard's Anomalies [16] 
Figure 2: The best-case phenomenon: a) Using the worst-case and b) the best case execution time for the worst case analysis with dependent tasks.
to [1] and [13] the algorithm only finds deadline violations and does not calculate any metric values for the next step of the optimizer. Another disadvantage to use this algorithm for HW/ SW codesign, is that the algorithm only supports the verification of message-coupled systems.
Schedulability Analysis
Functional correctness of a real time system depends on the correctness of the implementation and on the fulfillment of the system's timing constraints. An important factor of the design of real-time systems is to find the optimal priority assignment of all tasks with the lowest implementation costs. The optimal priority assignment results in a system that holds its deadlines on the slowest possible machine. In a heterogeneous environment the relative speed of the components is not changed.
Response Time Analysis
The response time analysis is based on a simple process model (see [4] ). Each task (τ) of the set of tasks (B), is completely independent and all tasks are periodic, with known periods (T). Furthermore each task has a given worst-case execution time (C) and a deadline (D) when the execution of the task has to end. So each task τ i is characterized by a tuple (C i , T i , D i , p i ) where C i , T i , D i ∈ |R + are given in time units, and where p i ∈ |N is defined as the priority of the task τ i . The priorities of the tasks are directly proportional to the priority number p. For each of these tuples we can define an abbreviation X(τ i ) = X i , X ∈{C, T, D, p}. This means for example that C(τ 1 ) = C 1 and D(τ 2 ) = D 2 .
Usually the priority of each τ is given by the deadline monotonic priority assignment algorithm which is optimal on an one-processor system. Deadline-monotonic means that the priority p is direct proportional to the reciprocal of the deadline D. Therefore the task with the shortest deadline will be scheduled with the highest priority. Defining a set of higher prior tasks
the response time of a task is (see [1] ), with
is true for all tasks, the system will satisfy the specified timing constraints.
Codesign with Schedulability Analysis
To schedule tasks in real-time multiprocessor systems, the deadline monotonic priority assignment algorithm is not optimal. An optimal priority assignment for tasks on heterogeneous architectures is given in [1] : In contrast to the approach described above the tasks τ and τ' may run on different processors using a timed shared resource, e.g. a shared memory block. Under the assumption that τ' is active on the same resource as τ the interference I(τ, τ') is an upper bound for the time interval that τ has to wait for τ'. With a set M = {µ 1 ,..., µ n }, where µ i ∈ Μ are time-shared resources of the system the interference is formally defined by:
specification can be transformed into its corresponding task graph [11] . The machine model describes the performance of the machines, their topologies and the scheduling algorithms used. When mapping load components on machine components and giving the load components a priority, the full system model is obtained.
In the paper we discuss an algorithm for the schedulability analysis of heterogeneous systems with dependencies between tasks.We add starting points to the task model to calculate the worst-case response times of independent and dependent periodic and sporadic tasks. The algorithm computes the worst-case response times of each task instance without a simulation of a complete system trace. We changed the machine model used in [6] to describe heterogeneous architectures to support HW/SW codesign of embedded systems. The goal of the paper is to find a task model and analysis algorithm to support the evaluation of PMSC specifications with schedulability analysis. The paper is organized as follows: the next section describes the related work. In section 3 we discuss the basic ideas from literature for a codesign approach with schedulability analysis for periodic tasks. An introduction to the extended schedulability analysis is given in section 4. An example how the analysis algorithm works is given in section 5. Finally we will conclude the paper.
Related Work
An overview of schedulability analysis is given in [4] . The algorithms described in [4] are based on a model with preempted, independent and periodic tasks located on a single processor. The model was extended by [1] to define an algorithm for the schedulability analysis and the redefinition of task priorities on a heterogeneous multiprocessor architecture. Additionally a constructive algorithm is given to calculate an HW/SW partitioning based on the parameters computed by the schedulability analysis. Another approach to hardware/software partitioning based on schedulability analysis with periodic and independent tasks is described in [13] . An extension is given to include communication times to schedulability analysis, and an algorithm for HW/SW partitioning is presented. An idea for codesign with periodic tasks or processes is found in [2] . The algorithm extends data-dominated codesign approaches by a reactive process model to support the design of heterogeneous systems. A real-time verification based on schedulability analysis of sporadic tasks is described in [7] . This approach calculates, whether all tasks in the model guarantee their deadlines. In contrast 
